Hardware / Software Codesign by Hartenstein, Reiner W.
1 nterner Bericht 
Hardware I Software Codesign 
Reiner W. Hartenstein, 
Fachbereich für lnfonnatik, 
Universität Kaiserslautern 
Nr. 246/94 
Fachbereich Informatik 
Universität Kaiserslautern· Postfach 3049 · D-67653 Kaiserslautern 
Hardware I Software Codesign 
Reiner W. Hartenstein, 
Fachbereich für Informatik, 
Universität Kaiserslautern 
Nr. 246/94 
Bau 12/ 455, 
Postfach 3049 
D - 67653 Kaiserslautern, 
Germany 
Telefon: (+49-631) 205 - 2606 
Fax: ( +49-631) 205 - 2640 
e-mail: hartenst@rhrk.uni-kl.de 
presented at FPL'93 -
3rd International Workshop 
on 
Field-Programmable Logic and Applications, 
Oxford University, Oxford, U.K. · 
September7-10, 1993 
HARDWARE I SOFTWARE CO-DESIGN 
R. Hartenstein 
Fachbereich Informatik, Universität Kaiserslautern 
Postfach 3049, D-67653 Kaiserslautern, Germany 
f ax: ( +49 631) 205-2640, e-mail: hartenst@rhrk.uni-kl.de 
ABSTRACT 
The paper gives some highlights on a new R&D area called Hardware/Software 
Co-Design. lt tries to give a answers to several questions. What are the goals 
and unsolved problems? What are the hardware platfonns? What are the 
relations between field-programmable hardware and this new area? 
INTRODUCTION 
/tnew research scene has been formed [6] [25] which has been indicated by recently held 
workshops on Hardware-Software Co-Design: Grassau, Bavaria (1991), &tes Park. Colorado 
(1992), Innsbruck, Tyrolia, Austria (1993), Cambridge, Mass (1993). With respect to topic 
areas covered these workshops substantially overlap with workshops on field-programmable 
media and related subjects such as FPL held 1991and1993 at Oxford, UK and 1992 in Vienna, 
FPGA held at Berkeley in 1992, as well as the workshop on novel machines using FPGAs held 
at Napa, CA in 1993. The question is, what are the goals of the Hardware-Software Co-Design 
group? What hardware platform is used by these people? How . irnportant are field-
programmable media for these researchers? Are we facing a break-through? 
Remedy for throughput bottlenecks in software 
Let us illustrate such an application by the following scenario. A larger program is being 
implemented on workstation (host) equipped with an add-on universal accelerator board 
(UAB). Procedure X proves tobe a throughput bottleneck, so that performance requirements 
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Figure 1 : Hardware and software have been more or less seen from different view points 
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Figure 2 : A problem have been the extremely different tum-around times 
cannot be met The problem is solved by an accelerator för X compiled into the UAB. Also an 
hardware-software interface is compiled into the UAB and the host Then the accelerated 
procedure X is running on the U AB being called by the program running on the hosl 
Tedmology Platform.s and Tools: the Key 
Hardware and software have been more or less seen from different view points (Figure 1). 
This makes hardware-software codesign very difficult. A major organizational hurdle has been 
the enormous difference of prototyping tum-around time between debugging a piece of 
software (e. g. an algorithm) and debugging hardware (Figure 2). The main reason is the 
delivery time in hardware prototype manufacturing (e. g. gate arrays), so that most designs 
cannot be tested earlier than several weeks after completion. 
Meanwhile other hardware platf orms are being commercializ.ed. Several vendors offer 
field-programmable boards (FPCBs) with quasi standard host interfaces on board (and some 
application development software). Aptix Corporation, San Jos6, CA, offers several FPCB™ 
types for ASIC prototyping with PCI AT bus interface, VME bus interface, 320 pin standard 
adapters, or, as a stand-alone programming module (SPM) (Stand-alone Programming 
Module). GO Giga Operations, Berkeley, CA, offers a dynamically reconfigurable accelerator 
board with ISA bus interface. National Semiconductor, Santa Clara, CA, offers a FPCB type 
board for ASIC prototypes with PC/AT bus interface. Quicktum Systems, Mountain View, 
CA, offers ASIC emulators with interfaces for Sun spare, IBM RS6000, and hp9000nOO. 
program (C?) 
compiler 
hours 
software ASICs* 
*) inducling FPLCs 
FPLCs, 
FPICs, FPBs 
hours 
Figure 3 : Field-programmable technology brings tum-around times closer together 
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Experimental results indicate, that in 
using such hardware platforms, along with 
tools driven by recent progress in logic 
synthesis and formal methods, the turn-
around time on the hardware side may be 
reduced to days or even only hours 
(Figure 3). This is a major motivation of 
the current research rush in hardware-
software codesign. Figure 5 shows the 
design' flow in using field-programmable 
media in more detail. A common view 
point for hardware design and software 
implementation has become desirable also 
with respect to design process organi-
zation (Figure 4). lt is time for a marriage 
between CASE and CAD. 
*) lncluding FPLCs 
Figure 4 : Common view point now feasible 
Research Goals and unsolved problerns 
Hardware-Software Co-Design as a new research area has a number of problems to be 
solved (Figure 6). What source language should be used? What abstraction level(s) should be 
used for the source? Are separate languages for hardware and software the right way, or, would 
it be better to have a common specification? What method should be used for partitioning and 
interface synthesis? Would automation be feasible? Should be the hardware I software 
interface be treated as a subsystem class of its own (Figure 7)? 
Motivations which influence research goals are the increasing diversity and complexity of 
applications which employ embedded systems, as weil as the decreasing design time available 
for many products. So it is necessary to develop software for a processor, the design of which 
has not yet been completed. lt is desirable to have perfonnance figures available before the 
prototype has been manufactured. For hardware / software trade-offs comparison of alternative 
design solutions would be useful. lt should be possible to identify bottlenecks very early, and, 
to swap in place a module of reasonable granularity. 
Development Systems built 
A number of experimental hardware-software 
co-design environments have been implemented or 
proposed which could be classified as hardware-
oriented (Figure 8 a), sof tware-oriented (Figure 8 
b ), or high-level-(specification-)oriented (Figure 8 
c), as well as based special paradigms, like on 
communicating finite state machines (FSMs, 
Figure 9 a), or, on a data-procedural (non-von-
Neumann [16] [17]) machine paradigm (Figure 9 
b). The Princeton solution [30) is a (CASE-like [8] 
[31]) high-level specification approach (Figure 8c) 
using a co-specification language which can be 
CHDL or other notation 
compilation 
hours 
configuration 
Figure 5 : Turn-around times 
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Figure 6: Unsolved problems and research goals 
translated into hardware (BESTMAC-C 
language) and software using C++ 
(Figure 7). The CODES system of 
Buchenrieder' s system [7] is more a 
CASHE framework for concurrent 
engineering mainly using tools available 
commercially like Statemate [15] and 
others. The software-oriented system. by 
Ernst and Henkel [12], based on a 
standard architecture, uses a source 
language C* (a superset of C). Gupta 
and De Micheli [13] [14] (Figure 10) 
move operations from software over to 
hardware, based on a standard 
architecture(Figure 11). Parkeretal.[24] 
u8e a mathematical method for automatic partitioning. The Berkeley approach [20] is based 
on communicating sequential machines (Figure 9 a). Despain [ 18] combines high-level synthe-
sis (pipeline synthesis for a special mircoprocessor) with compiler techniques. Acosta [l] uses 
a dataflow specification as a source. Wenban et al. [29] use as ~ source a concurrent procedural 
language with typed communication channels, which are mapped into a set of protocols imple-
mented in hardware. For more systems see also [10] [21]. 
FPL-based novel machines. 
We may distinguish three fundamentally different approaches to hardware-software 
codesign: universal systems based on single or multiple von Neumann processor(s), embedded 
systems using von Neumann hardware together with customired hardware, and, custom 
computers, i. e. reconfigurable machines which may be adapted to application requirements. 
Even an entire workshop having attracted about 120 people (the FCCM'93, held at Napa, 
Califomia in April 1993) has been dedicated to custom computers. Field-programmable media 
are an essential technology platform for such custom computers. This section deals with 
customs computers and the reasons, why such computers are often much more efficient than 
universal computers. 
Hardware 
Objecta and 
Operations 
(H) 
Co-Design 
Objecta and 
Operations 
(C) 
Software 
Objectaand 
Operations 
(S) 
Hardware lmp mentation 
(BESTMAP·C) 
Software Implementation 
(C++) 
Figure 7: The Princeton Co-Designmodel 
Von-Neumann-type sequential pro-
gramming is based on sequential code, 
sequei:itially scanned by an instruction 
sequencer. The application-specific 
complexity is pushed into a large 
RAM. Structural programming how-
ever uses configuration code, loaded 
into hidden memory. field-program-
mable devices are configured to run 
like ASIC hardware. The underlying 
hardware is rapidly reconfigurable at 
any time and may be compacted and 
froren by retargeting, so that later a 
real ASIC may be derived almost just 
by pushing a button. 
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Figure 8: Different approaches in research: a) hardware-, b) software-, c) high-level-oriented 
FPLC-based processor architectures having been built recently are the SPACE machine, a net-
work of CAL-based state machines [22), the DEC PAM, a smart memory approach [5], the 
Splash machine, a kind of field-programmable warp machine (similar to a programmable 
systolic array machine) [2] [3], and the MoM (Map-oriented machine), an Xputer architecture 
[4] [17) (based on a data-procedural machine paradigm [16)). By the way: CASHE stand for 
Computer-Aided Software-Hardware Engineering. 
A paper by Wazlowski and others discusses compiler and architecture for a general-purpose 
metamorphic computing platform called PRISM-II [27) which improves the performance of 
many computation-intensive tasks by augmenting the functionality of the core processor with 
new instructions that match the characteristic of targeted applications. Also the Spyder system 
uses field-programmable gate arrays to implement a reconfigurable processor which achieves 
very high computation speed [19] 
A project investigating the combination of a CM-2 machine and FPGAs from Xilinx [11) 
is a kind of hybrid between the universal systems solution and the embedded system approach 
using ASICs. A better solution would be to use instead of ASICs a kind of universal accelerator 
(based on a machine paradigm) being structurally programmable, is used. Why does this help? 
This problem will be subject of the next section 
A data-procedural machine paradigm. 
A major problem in hardware-software codesign is the requirement, that special skills 
needed for programming the interfaces between hardware and software. That is the reason, why 
this research area is dominated by people with a strong hardware background. We all know, 
that most software people use (with more or less awareness) a kind of virtual von Neumann 
a) communlc•tlng 
FSMs b J dat•·procedur•I pro rammlng language 
configuration 
Figure 9 : Machine paradigm approaches: a) FSM-based, b) Xputer-based 
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Figure 10 : The Stanford development system 
machine as a model to express their concepts in an executable form. The problem is, how to 
reach the familiarity and universality of the von Neumann paradigm when using a custom 
computer. 
A system based on a machine paradigm would be helpful to achieve such an acceptance by 
software people. The question is, how to achieve the structural programmability. A kind of soft 
ALU would be a way to achieve such a customizability. However, the application of a soft 
ALU on a von Neumann machine is not feasible because of very tight sequencer/ ALU 
coupling. That's why we need another sequencing mechanism to allow highly flexible 
reconfigurable ALU (rALU). A solution to this problem is the use of a data counter instead of 
an instruction counter. 
This leads to the procedural non-von-Neumann Xputer paradigm [16] with only very loose 
coupling between. ALU and sequencing mechanism (Figure 13). The highly reconfigurable 
ALU of an .Xputer (the rALU) allows very high fine granularity intra-ALU parallelism. 
Figure 14 illustrates a development system for Xputer applications. No interface has to be 
generated, since the hardware-software interface is a hardwired part of the machine platform. 
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Figure 13 : Tue Stanford method: basic scheme of hardware platform 
Figure 15 shows some acceleration factors obtained experimentally from a Xputer architecture. 
Figure 16 gives some overhead analysis results based on the examples listed in Figure 15. But 
there are more reasons for the high efficiency of data-procedural machines. Tue detailed 
explanation of all acceleration factors takes more time and space than available within this 
paper. Tue key to understand the high acceleration factors achieved is not to find out, why the 
Xputer is so good. Tue key issue rather is to find out, why the von Neumann machine is so 
inefficient 
Future directions 
Currently the scene is confused between abstraction levels and .too many languages, even 
too many language classes. The wide variety of approaches needs a shake-out, driven by 
improved understanding of the key issues. Also better environments are needed to test 
processor and compiler against common computational problems. Current methods of early 
performance estimation and cost measurement are too expensive and require too much effort 
to explore alternative solutions by moving modules across the hardware software borderline. 
We need much more area-efficient field-programmable technology and much better tools for 
their personalization as weil as better compiler. 
Conclusions 
lt has been shown, that synthesis combined with modified CASE methods using application-
specific components as weil as field-programmable components provide a promising extension 
of high-level synthesis approaches to realize complex system designs without corresponding 
increase in the magnitude of the synthesis task. CASHE is a promising approach to achieve 
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Figure 12 : Basic structure of the xputer 
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Figure 14 : Basic Scheme of the Xputer-based approach 
more design automation, much better hardwarelsoftware trade-offs (Figure 17), and faster de-
sign tum-around. However, CASHE is in its infancy and needs much more basic research. 
Data-procedural machine principles have been introduced, where codesign is embedded into a 
machine paradigm such, that procedural source languages with high acceptance by program-
mers can be combined with the efficiency of highly flexible structural programming. 
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